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ABSTRACT 
 
This project presents a linear all-digital phase locked loop based on FPGA. In this ADPLL the 
phase detection system is realized by generating an analytic signal using a compact 
implementation of Hilbert transform and then simply computing the instantaneous phase using 
CORDIC algorithm in vectoring mode of operation. A 16-bit pipelined CORDIC algorithm is 
employed in order to obtain the phase information of the signal. All the components used in this 
phase detection system are realized as digital discrete time components. This design does not 
involve any class of multipliers thus reducing the complexity of the design. The loop filter of the 
ADPLL has been designed using PI controller which has a low pass behavior and is used to 
discard the higher order harmonics of the error signal. The CORDIC algorithm in its rotation 
mode of operation is used to compute sinusoidal values for the DDS. The ADPLL model has 
been implemented using Xilinx ISE 12.3 and ModelSim PE Student Edition 10.1a. The ADPLL 
model describes a novel method of implementation of CORDIC algorithm for the DDS system. 
This ADPLL model basically used for synchronization of closed loop RF control signals in a 
heavy ion particle accelerator can be implemented even in an ASIC which can be seen with a 
more general use for many a applications in the daily life.   
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CHAPTER 1 
INTRODUCTION 
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The steady improvement of components for digital signal processing applications, more 
applications pertaining to processing signals are experiencing a shift from the analog to the 
digital domain. The digital domain compared to the analog domain provide manifold benefits 
like easy calibration, higher accuracy, better predictability and the probability to increase the 
complexity without the need for tedious adjustments or calibrations. Thus the digital domain 
certainly provides a better edge over analog domain which attracts more research and 
experimentation in this field of study. 
1.1 MOTIVATION 
The main motivation has been derived from the requirement of a flexible offset local oscillator in 
a heavy ion particle accelerator. This offset local oscillator is needed in a fast phase detection 
system involving closed loop RF controls for the accelerator SIS18 at GSI [3], [4].  
The need for an FPGA based ADPLL was required basically because the microprocessors do not 
have enough processing power at such high frequencies even though with integrated analog to 
digital converters (ADC’s) and digital to analog converters (DAC’s). Thus the system becomes 
redundant in this case. The design of an application specific integrated circuit (ASIC) is not 
suitable for this purpose because the quantity involves is less and thus the fabrication process 
would be very expensive. The FPGA is an ideal solution to the problem because it combines the 
speed and computational power of ASICs as well as the flexibility of microprocessors. Thus an 
FPGA based ADPLL is needed along with an adequate ADC and DAC for the offset local 
oscillator.  
One of the key components in the design of an ADPLL system is the phase detector. In the 
present scenario most VLSI implementation uses the phase frequency detectors (PFD’s) and the 
time to digital converters (TDC’s) as their phase detectors. The PFD’s work on the principle of 
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producing pulse-width modulated (PWM) signals which give the measure of the phase difference 
between the signals. But in order to extract the phase difference these PWM signals need to be 
passed through a low pass filter, which causes the pulse-width to change. Thus this method 
becomes redundant as far as digital filtering is concerned. The TDC is a common phase detector 
block for fully digital PLL. It is generally made up of chain of tapped constant delays [14]. 
Although the two methods listed above have a large frequency range and also provide a fine 
resolution, they are not suitable for our purpose basically because it is very difficult to transfer 
their logic into FPGA i.e. they are not easily FPGA realizable. Thus a completely different 
approach towards the phase detection system was taken involving the use of Hilbert transform 
and the CORDIC algorithm to compute the phase information of the signals. 
1.2 LITERATURE SURVEY 
The basic design for the all digital phase-locked loop (ADPLL) used in this project has been 
derived from [2]. The model proposed in [2] by Martin Kumm, H. Klingbeil and Peter Zipf has 
been improvised upon to come to the model as suggested in this project. The ADPLL model in 
[2] makes use of a sinusoidal Look-Up Table (LUT) to serve as the Direct Digital Synthesizer 
(DDS) part of the ADPLL model. This has the disadvantage of readjusting the precision of the 
ADPLL. For a higher precision or a lower precision, a whole new LUT has to be developed and 
then stored. Thus in order to change the resolution even by a single bit, a lot of problems has to 
be faced since a whole new LUT has to be prepared. Instead in this project the CORDIC 
algorithm in its rotation mode is used as the DDS part which instantaneously computes the sine 
value thus saving the hassle of preparing a whole new LUT as far as the readjustment of the 
resolution of the ADPLL is concerned. 
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The Hilbert filter implementation methodologies have been listed in [5], which provides different 
topologies for the Hilbert filter analysis. The first method describes the use of an FIR filter to use 
as the Hilbert filter. But in this case the analytic signal is erroneous in nature due to the fact that 
the real part is only delayed in this case while the imaginary part which is processed by the 
Hilbert filter gets damped due to the real filter properties. Thus the gain of the real part and the 
gain of the imaginary part do not remain the same thus giving erroneous results.  After making 
such a comparison, the method which describes the use of a frequency sampling filter to serve as 
the Hilbert filter was found to be most suitable for this project and has been used. 
The CORDIC algorithm as developed by Jack E. Volder in [10] has been used to compute the 
basic trigonometric computations. The CORDIC algorithm which has two modes of operation 
namely rotation mode and vectoring mode, have been directly used in this project. Also the 
hardware implementation of the CORDIC algorithm as suggested in [11] by A. Guntoro and M. 
Glesner have also been used in our project to compute the arctangent and the sine values in the 
phase detection system and the DDS system respectively.  
1.3 OBJECTIVES 
The main objective of this project is to design an All Digital Phase-Locked Loop which works on 
the principle of generation of an analytic signal using the Hilbert transformation and then 
computing the instantaneous phase using the CORDIC algorithm as the phase detection system, 
the PI controller which has a low pass behavior as the loop filter, and the CORDIC algorithm in 
its rotation mode of operation to serve as the DDS for the ADPLL. 
The design of the ADPLL must intend to have a phase detection system with higher phase 
accuracy for minimum phase error. The design should also have easy programmability and 
calibration along with reduced complexity of the circuit.  
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The project is based on the basis of being the ADPLL being FPGA realizable. Thus the logic for 
the ADPLL used should be transferable to FPGA logic and the design of the ADPLL should be 
hardware implementable.  
1.4 THESIS ORGANIZATION 
The structure and behavior of an Analog PLL has been discussed in chapter 2 where the working 
of the PLL model has been detailed. Section 2.2 deals with the basic structure of the Analog PLL 
model where the basic components involved are explained and analyzed. The behavior and 
response of the components of the analog PLL have been shown in section 2.3. Along with this 
the short coming of the analog model have been found out which leads us to the use of an All-
Digital Phase- Locked Loop which has been analyzed in detail in chapter 3. The individual 
components of the ADPLL have been discussed along with their complete working structure and 
functional algorithms. The hardware implementation of these components has been discussed in 
section 3.3. Section 3.4 shows the simulation results of the ADPLL model run in 
MATLAB/Simulink environment. Here the output of the individual blocks and the complete 
ADPLL is discussed and analyzed. Chapter 4 deals with the FPGA implementation of the 
complete ADPLL system. In this chapter implementation and simulation results for different 
blocks of the ADPLL from Xilinx ISE and ModelSim have been presented and discussed in 
detail. Finally, we conclude the complete work in chapter 5. 
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CHAPTER 2 
ANALOG PHASE-LOCKED LOOP 
 
 
 
 
 
 
 
 
7 | P a g e  
 
2.1 Introduction 
Phase-Locked Loop is a closed loop system with feedback that locks two signals such that they 
have the same frequency and zero or constant phase difference between them. The basic 
functionality of this system is to compare the frequencies of an input waveform to that of the 
output of the PLL and then adjusting the frequency of the output such that they are finally in 
complete sync with each other. As shown in the block diagram of the PLL in figure 1 the PLL 
can be divided into three basic blocks: a phase detector, a loop filter and a voltage controlled 
oscillator (VCO). The PLL works in such a fashion that when there is a frequency difference 
between the two signals the output of the phase comparator varies such that it changes the input 
to the VCO which in turn changes the output frequency, finally making it equal to the frequency 
of the input signal. 
 
Fig 1. Analog Phase Locked Loop 
2.2 PLL Structure 
A simple continuous PLL comprises of three basic blocks: 
1. Phase Detection System 
2. Low Pass Filter 
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3. Voltage Controlled Oscillator 
The PLL is used to lock two signals or waveforms such that they are totally synchronised with 
each other. The input signal acts as a reference signal, and the frequency that is to be altered or 
modified so as to match the reference signal is given as input to the VCO. This signal is then 
altered in subsequent stages to match or be identical to the reference input. 
 
2.2.1 Multiplier as Phase Comparator 
This analog PLL model makes use of a multiplier as a phase comparator. The inputs to the 
multiplier are the input signal and the output of the VCO. Thus the output of the multiplier 
consists of two sinusoids of different frequencies- one sinusoid has the frequency as the 
difference of the frequencies of the two signals and the other sinusoid has the addition of the 
frequencies of the two signals as its frequency. 
Suppose the input signal is )sin( tvi   and the VCO output is ))(cos( ttvVCO    then the output 
of the multiplier is 
))(cos().sin( ttVCOvtivmv    
))()sin(())(sin((
2
.
ttt
vv
oioi
VCOi  
 
(1) 
 
2.2.2 Low-Pass Filter as a Loop Filter 
The output mv of the multiplier is fed to the low pass filter which helps discarding the signal with 
the addition of the frequencies. Thus the output of the low pass filter is a function of the 
difference of the two frequencies only which is given by 
9 | P a g e  
 
))()sin((
2
.
tt
oi
i
v
VCO
v
lpf
v    (2) 
2.2.3 Voltage Controlled Oscillator 
A voltage controlled oscillator is designed such that its oscillation frequency is decided by the 
input voltage. The output of the low pass filter is not always capable of driving a VCO hence the 
output of the low pass filter is amplified using an amplifier. The output of the amplifier is used to 
drive the VCO. The VCO runs at a free running frequency of o which generates a cosine signal 
given by the relation 
 ).cos( dtlpf
vkt
c
w
VCO
v
  (3) 
 
2.2.4 Locking Action 
Let ω1 be the angular frequency of the input reference signal, and let the angular frequency of the 
output from the VCO be defined by ω2. Let the center frequency of the VCO be given by ω0, and 
let the phase error between the reference signal and the output from the VCO be given by ɵe.   
Now the phase detection system/block compares the output from the VCO to the reference signal 
and produces a signal ud(t) which is proportional to the phase error as given by, 
edd Ktu )(  (4) 
where Kd = Gain of the phase detector. 
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Fig. 2. Representation of phase detector output versus phase error 
 
The output of the phase detection system ud(t) has a DC component superimposed on an AC 
component. The low pass filter or the loop filter is used to cancel all the higher order harmonics 
of the signals involved as well as the DC component. Thus the output of the low pass filter does 
not change in reference to its proportionality i.e. the output of the low pass filter also depends on 
the phase error and can be represented by,  
edlpflpf KtuKtu  )()(  (5) 
where K = Klpf.Kd and Klpf = Gain of the low pass filter. 
Now the VCO operates at a center frequency given by ω0. The output of the VCO depends on 
output of the low pass filter as given by the representation, 
)(002 tuK lpf  (6) 
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Fig.3. Representation of VCO output frequency versus loop filter output. 
 
Thus at each subsequent stage the frequency of the VCO adjusts itself such that the resulting 
phase error is reduced at the next stage. If the phase error is positive for a particular stage, then 
the output of the low pass filter depends on the phase error. Thus the frequency of the VCO gets 
increased by a certain amount and at the next stage the phase error is reduced. If the phase error 
is negative at a particular stage, then again the output of the low pass filter depends on the phase 
error which is negative in this case. Thus the frequency of the VCO which depends on the output 
of the low pass filter will now get reduced. Thus in this case too, the phase error is reduced at the 
next stage. This process continues till both the signals have the same frequency and a constant or 
zero phase difference between them.  
2.3 Simulation and Results 
The continuous PLL model [8] described in this section was simulated using MATLAB 
Simulink environment. The frequency difference between the reference signal and the center 
frequency of the VCO was taken to be small in the case shown, so that the lock in which is 
ω0  
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achieved can be seen within a small amount of time frame. The block diagram of the Simulink 
representation is shown in figure 4. All blocks in the figure have been taken from the Simulink 
library itself. 
 
Fig. 4. Simulink representation of a continuous PLL model. 
 
The result or response of the simulated model is shown in figure 5. The response shows that the 
lock in between the signals is actually achieved as is observed.  
 
Fig. 5. Response of the continuous PLL model. 
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CHAPTER 3 
ALL DIGITAL PHASE-LOCKED LOOP 
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3.1 Introduction 
An all digital phase-locked loop (ADPLL) is one of the many types of phase locked loop (PLL) 
in which all the components that are being used are digital in nature. Thus these types of PLL 
have the advantage of being realizable in an FPGA. The use of digitized components gives it 
flexibility and the parameters of the components can be changed on the field itself. Also, the use 
of digitized components provides immunity from factors such as temperature dependency and 
parasitic capacitances which are otherwise very much prominent in analog devices. The digital 
nature of the components also helps in noise immunity thus improving the functionality of the 
circuit. 
The major difference between an all digital phase-locked loop and a simple digital phase locked 
loop is that the digital PLL although is referred to as digital is not fully digital in nature. The 
digital PLL has an analog component known as the charge pump. This charge pump is used to 
translate the phase difference into voltage for which it uses a capacitor.  In the digital PLL the 
phase difference between the two signals i.e. reference signal and output signal is further 
translated into two signals – UP and DN. These two signals are responsible to steer an adequate 
amount of current into or out of a capacitor by means of switches, thus changing the voltage 
across the capacitor. The phase difference decides the time for which the switch is turned on, 
thus making the charge delivered dependent on the phase difference. This voltage output from 
the capacitor is used to drive a voltage-controlled oscillator (VCO) thus generating the desired 
output signal frequency. But the ADPLL does not have any analog components at all.  
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3.2 ADPLL Structure 
The basic structure of an all digital phase-locked loop has been shown in figure 6. The phase 
detection system for the ADPLL consists of the Hilbert Transform and the CORDIC algorithm as 
the phase detection system, the PI controller as the loop filter and the CORDIC algorithm is the 
rotation mode as the digitally controlled oscillator (DCO). The advantage of the phase detection 
system comprising of Hilbert filter and the CORDIC algorithm in vectoring mode is that it not 
only has a good working range and a better resolution but is also FPGA realizable. 
 
 
Fig.6. Structure of an ADPLL 
 
3.2.1 Phase detection system 
The phase detection system of the ADPLL comprises of two parts or blocks. The first part is the 
Hilbert filter block which works on the concept of generation of an analytic signal in order to 
generate an imaginary part as well as a real part from an input signal. The second part consists of 
the CORDIC algorithm in its vectoring mode of operation which computes the value of 
instantaneous phase by calculating the arctangent value of the imaginary part by the real part. 
16 | P a g e  
 
3.2.1.1 Hilbert Transform 
Hilbert transform works on the principle of generation of an analytic signal in order to calculate 
the phase information of a signal. In an analytic signal no negative frequency components exist 
i.e. there are no spectral components in the range –π<Ω<0. The analytic signal is made up of two 
parts, the real part which is simply the input signal that is coming in, and the second part is the 
imaginary part. The imaginary part actually is the Hilbert transform of the real part i.e. the input 
signal that is coming in. any real sinusoid represented by )cos(  tA , and on generation of a 
phase quadrature component )sin(  tA  to serve as the imaginary part, concerts a positive 
frequency complex sinusoid represented by
)(  tj
Ae . If a signal is complicated and consists of 
many sinusoids, a filter is implemented in that case which shifts each of the components by a 
quarter cycle. Such filters are known as Hilbert Transform Filters. This type of filter should 
introduce a phase shift of –π/2 at each positive frequency and a phase shift of π/2 at each 
negative frequency. The filter should ideally have a magnitude of one. The discrete Hilbert 
transform’s frequency response is given by, 


)(
j
e
H
H








00
0,
0
for
forj
forj


 (7) 
The impulse response of the above frequency response is obtained by applying the inverse 
Fourier transform, and it is represented by,  
h(n) =
n
n

cos1
=






evennfor
oddnfor
n
0
2

 (8) 
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Thus the original signal is extended by generating an analytic signal which applies Hilbert 
transform to the real signal and uses it as the imaginary part. For an input signal x, let }{xH  
denote the Hilbert transform of input signal x. Thus for an input signal x(n), the analytic signal is 
given by, 
)}({)()( nxjHnxnx 
 (9) 
In this case, )(nx  represents the analytic signal. This analytic signal has the property that there 
are no spectral components existing in the range –π<Ω<0. The filter operation is then formulated 
using the above equation and is represented by, 
)(1)(


 j
e
H
jH
j
e
A
H
 (10) 
In order to obtain the phase information of the signal, the arctangent value of the imaginary part 
by the real part is calculated using the CORDIC algorithm given by, 
))(Re(
))(Im(
arctan)(
nx
nx
t 
 (11)
 
3.2.1.2 CORDIC Algorithm 
CORDIC stands for COrdinate Rotation Digital Computer which is an algorithm proposed by 
Volder to compute elementary trigonometric functions. CORDIC may be performed in two 
different modes - rotation mode and vectoring mode both of which are used in this project. The 
output of the Hilbert transform is fed to the CORDIC algorithm which computes the 
instantaneous phase of the signal at every instant of time. The use of CORDIC algorithm reduces 
the complexity of the system as they use no multipliers at all. 
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In this method the coordinate of an input vector is rotated by constant angles until its angle is 
reduced to zero. The operation of planar rotation for a vector A with coordinates (Xj, Yj) is given 
by the equation in the matrix form 















 

iY
iX
jY
jX


cossin
sincos
 (12) 
The calculation of this rotation involves trigonometric functions sin and cos. The rotation of this 
vector through an angle θ is executed iteratively in steps. The rotation equation now can be 
transformed into 
n
n
Y
n
X
cos
1
1 

























 
n
Y
n
X
n
n
1tan
tan1


       (13) 
where the angle steps θn are selected such that the tangent of the step is a power of 2 thereby 
replacing multiplication operation by shifting and addition. The angle parameter for each step is 
given by 









nn 2
1
arctan
 (14) 
Such that the total rotation is equal to the rotation angle θ of the input vector: 
 

 0n
nn
S
 (15) 
Where Sn = {−1; +1} in respect to addition or subtraction. 
Now, the equation for rotation is modified to 
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n
n
Y
n
X
cos
1
1 
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



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

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

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

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S
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n
S
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21
 (16)
 
In the above equation cos θn can be taken to be a constant K which can be computed later and the 
introduction of terms of power of 2 replace the multiplication operation by shifting and addition. 
The value of the rotation parameter Sn is decided by the residue Z defined as the difference 
between total rotation to be done and sum of all the rotations already performed and is given by 
the equation 
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And the value of the rotation parameter is 
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Each iteration of the CORDIC algorithm increases the resolution of the output by one bit. 
Therefore since the iterations never go to infinity, N pre-computed arctan values can be stored in 
a look-up table (LUT) to be referenced, where N is the number of iterations to be performed. 
For the rotation mode of operation of the CORDIC we drive Z to zero thereby performing: 
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With the initial values Xi = 1/P, Yi = 0 and Zi = θ at the end of the iteration we get: 
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The rotation mode of CORDIC algorithm is used to work as a DDS for this ADPLL which is 
discussed in section 3.2.3. 
For the instantaneous phase detection of the input waveform and the DDS output we make use of 
the CORDIC algorithm in its vectoring mode. There to meet our requirement we drive Y 
coordinate to 0 such that the final vector lies on the X-axis there by providing us the value of the 
angle rotated in performing the operation. The result thus obtained is: 
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Again with Xi = X, Yi = Y, and Zi = 0 we obtain 
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Here, neglecting the amplification factor P the magnitude and the phase value are given by Xj 
and Zj correspondingly as required. 
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3.2.2 Loop Filter 
The basic functionality of a loop filter is to stabilize the complete PLL. It does that by 
suppressing the unwanted higher frequency signals and allowing the low frequency signals 
through it such that only the required signals gets passed and not its harmonics which may cause 
erroneous results as the DDS will try generating the signals of the higher frequencies as well. 
Thus the work of the loop filter is very crucial and its parameters must be set according to the 
precise need of the system for the correct functioning and stability of the system. 
 
 
 
 
Fig. 7. Phase Model of an ADPLL 
The phase model for the ADPLL has been shown in figure 7. Here, DFF and DFB represent the 
feed-forward path and feedback path processing delays required for pipelining respectively. And 
the DDS has been represented by the transfer function of the phase accumulator with gain ko. 
The gain of the complete phase detection system has been represented by kd. The phase-error 
transfer function of the ADPLL is 
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In order to get the transfer function of the loop filter we can set the error transfer function E(z) to 
be equal to any desired Ed(z) which is causal and hence realizable thereby finding F(z) from the 
F(z) 
𝑘0
1 − 𝑧−1
 
ΦDDS(z) 
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equation. Ed(z) has to be chosen such that it satisfies the basic requirements of the ADPLL one of 
them being the phase-error reducing down to zero with increasing time leading us to 
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zEz
z
. (24) 
Other desirable properties of the loop filters include low settling time and a filtering behavior 
such that the input to output transfer function 
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  has low pass behavior. 
This ADPLL makes use of a PI controller as loop filter F(z) which satisfies the required 
properties. The transfer function for a PI controller [12] is  
)()
1
()( se
s
KKsu IP 
 (25) 
 
this is discretized using bilinear transformation [13] done by substituting, 
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This results in the IIR filter 
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where the coefficients 
SIP TKKb 0  (28)
 
PKb 1  (29)
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and TS=1/fs as the sample period. 
With the help of the analog PLL model we can find the coefficients’ value using the damping 
factor ζ and the natural radian frequency ωn = 2πfn. Thus the coefficients can be obtained using 
continuous parameters as 
)/()2( 00 dnSn KKTb     (30)
 
)/(2 01 dn KKb    (31) 
3.2.3 Direct Digital Synthesizer 
Direct Digital Synthesizer is a type of frequency synthesizer that generates required waveforms 
when provided with the necessary inputs. DDS finds a very important use in ADPLL as it is 
responsible to generate the output of the complete structure depending upon the calculations and 
processing already done by the phase detection system and loop filter. This block produces the 
final output of the ADPLL. The block diagram of a general DDS has been given in figure 8. 
 
Fig. 8. Direct Digital Synthesizer block diagram 
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The DDS [7] consists of a Reference Clock generator that provides the clock required by the 
complete system to operate. The Numerically Controlled Oscillator (NCO) generates a discrete 
output of the required waveform (in this case a sine waveform) whose period and hence the 
frequency is controlled by the stored word at the frequency control register. The discrete binary 
output of the NCO is converted to analog waveform using a Digital to Analog Converter (DAC). 
The reconstruction low pass filter is used to filter out the higher order harmonics produced due to 
DAC. 
This ADPLL model was synthesized using two different DDSs - CORDIC algorithm in the 
rotation mode and an LUT based sine waveform generator was also used. Both these methods 
find application but in different requirements. Since there is no strict memory constraint in case 
of using an FPGA a LUT based DDS can be used which produces faster result with very less 
delay. But when this ADPLL has to be fabricated onto a chip reducing memory and thus the cost 
of the hardware becomes a target which can be augmented using the CORDIC based DDS which 
stores very less values compared to the LUT based DDS. In addition to that, use of a CORDIC 
based DDS facilitates easy increase in the resolution of output since only the iteration number 
needs to be changed. Whereas in case of an LUT based DDS increasing the resolution becomes 
very tedious due to the fact that the complete LUT needs to be replaced by another LUT that 
stores values of the sine waveform in higher precision. Hence the use of the DDS is very 
application specific. 
LUT based DDS: In this method the values of the first quadrant of sine waveform is stored in an 
LUT. The values of the remaining quadrants can be found out by either inverting the result or 
inverting the argument and adding π/2 or doing both depending on the value of the phase 
accumulator. The values of the sine wave stored in a LUT were created using MATLAB. 
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CORDIC algorithm based DDS: this method used the CORDIC algorithm in the rotation mode 
which is already discussed in section 3.2.1.2. 
3.3 ANALYSIS 
This section deals with the system implementation part of both the Hilbert filter and the 
CORDIC algorithm. The Hilbert filter has been implemented using frequency sampling filters 
and the CORDIC algorithm involves a four stage process for a 16 bit algorithm. 
 
3.3.1 Hilbert Filter Implementation 
The Hilbert filter implementation involves the generation of an analytic signal by using Hilbert 
transform. The main advantage that an analytic signal provides is that there are no negative 
frequency components. The Hilbert transformation uses a multiplier less frequency sampling 
filter (FSF) as the Hilbert filter. Such type of filters can be taken as a generalization of comb 
filters [1] which have the following transfer function, 
Nzz
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Such type of filters are characterized by the property of producing equidistant zeros on the unit 
circle at multiples of Ω=360˚/N. In order to cancel the zeros on the desired frequencies at the unit 
circle IIR filters are used to introduce poles at those frequencies. The zero cancelling IIR filters 
are represented by, 
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The different coefficients at different pole locations for the IIR filter has been listed in table I, 
which have been directly used from [9]. An effective implementation of multiplication of a 
complex number by j has been shown in figure 9. Such a design makes sure that the final filter 
has a finite impulse response even though it is recursive in nature. Thus all types of filters can be 
designed using the coefficients listed from the table. 
 Fig. 9. Structure of Implementation of C+90(z) 
All negative frequencies or all components in the range –180˚<ω<0˚ have to be cancelled and the 
presented analytic filter does this job. Thus a comb filter Fz4(z) producing zeros at  has been 
used. 
C+90(z) is used to introduce a pole at +90˚ to cancel the zero at 90˚. Thus a narrow band analytic 
filter results which has its pass band centered at Ω=90˚. This filter is further improved by 
damping the negative frequency components at Ω=-30˚ and Ω=-150˚. This is done by using the 
IIR filter to introduce poles at these two frequencies.  Apart from this, P(z) is introduced to 
sharpen the transition band poles on the real axis at ±1/√ . Thus the analytic filter is represented 
by,  
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where n = order of the filter. 
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There is a trade-off between the brick wall characteristics of the band pass filter and the amount 
of damping at the negative frequencies, which depends on the order of the filter. More the order 
of the filter more is the damping effect of the negative frequencies. Thus an order of two is 
chosen for the Hilbert filter which optimizes the result so as to have both sufficient damping of 
the negative frequencies as well as an adequately sharp transition band. 
CΩ(z) a1 a2 a3 Ω1 Ω2 
C0(z) -1   0˚  
C180(z) 1   180˚  
C+60(z) -1 1  ±60˚  
C+90(z) 0 1  ±90˚  
C+120(z) 1 1  ±120˚  
C0/180(z) 0 -1  0˚/180˚  
C+90(z) -j   +90˚  
C-90(z) j   -90˚  
C+30/+150(z) -j -1  +30˚ +150˚ 
C-30/-150(z) j -1  -30˚ -150˚ 
C0/+90/+180(z) -j -1 j 0˚/180˚ +90˚ 
Table I: Coefficients of IIR filter equation with corresponding angles at pole locations 
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The analytic signal generated by the above implementation is used to calculate the phase 
information of both the input signal and the DCO output signal through the use of CORDIC 
algorithm.
 
 
 
Fig. 10. Implementation of two-stage Hilbert filter in MATLAB Simulink. 
The Hilbert filter implementation includes a second order Hilbert filter. In this filter which is 
two-stage in nature, each of the sub-filters have been implemented twice thus making it two-
stage. The real filter P(z) in implemented in order to improve upon the brick wall characteristic 
of the filter response. This has been followed by the implementation of Z-30/-150 and then Z-90 
which damp the frequencies at -30, -150 and -90 degrees respectively. The total two-stage 
Hilbert filter implementation has been shown in figure 10.  
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3.3.2 CORDIC Hardware Realization 
In order to make the system work in a real-time system the CORDIC algorithm has been 
designed in a pipelined structure. The working of the CORDIC algorithm can be divided into 
four different functions. 
 
3.3.2.1 Sampling 
The sampler samples the input data stream. It takes one sample from each of the in phase and 
quadrature phase component and feeds them to the pre-processing block. The sampling is done 
in a cyclic manner so as to save resources. 
 
3.3.2.2 Pre-processing 
CORDIC algorithm in its vectoring mode is only capable of processing vectors that lie in 
quadrant I and IV. But since the input vector might also be in quadrant II and III proper pre-
processing of the input vector has to be done prior to the operation of CORDIC algorithm such 
that the vector lies in either quadrant I or IV. 
The quadrant pre-processing is done according to the following equation 
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Which maps quadrant II to IV thus later in the post-processing stage the result has to be 
corrected by adding π and since quadrant III is mapped to quadrant I π has to be subtracted from 
the obtained result in the post-processing stage. 
3.3.2.3 CORDIC Core 
This stage performs the complete CORDIC algorithm in an iterative manner in 16 pipeline stages 
as necessary for a high speed 16-bit CORDIC algorithm. The 16-bit values are represented in 2’s 
complement form to represent values between –π and π. Pre-calculated arctan values for 16 
entries are stored in a LUT to be referenced when required. The output of the CORDIC core 
stage is fed to the post-processing stage. 
3.3.2.4 Post-processing 
This stage corrects the output of the CORDIC core stage by either adding or subtracting π to or 
from the result as per the information stored from the pre-processing stage. Also, the 
amplification factor P introduced can be removed in this stage. 
 
Fig. 11. Stages of amplitude and phase detection of CORDIC algorithm 
POST-PROCESSING 
CORDIC CORE 
PRE-PROCESSING 
MULTIPLIER 
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3.4 RESULTS and DISCUSSIONS 
The various results for the ADPLL in digital processing applications have been dealt with in this 
section. The implementation of the ADPLL structure consisting of the phase detection system, 
loop filter and the DDS system has been simulated using MATLAB Simulink® package. It was 
observed that the pass band ripples for the two-stage Hilbert filter ranged from -0.0257dB to 0dB 
for the positive frequencies. The attenuation was also observed to be 44dB at the stop band for 
negative frequencies. The absolute range within which all signals lied was observed to be 
|0.065fs to 0.435fs|. 
The analytic signal which has been generated from the Hilbert filter has been shown in figure 12. 
The analytic signal which consists of the real part i.e. the input signal and the imaginary part 
which is phase shifted by 90 degrees are observed to be at a 90 degree phase difference. 
The CORDIC algorithm has been used to calculate or represent the phase information of signals. 
The output from the DDS was also passed through the above Hilbert filter which also generated 
another analytic signal. The CORDIC algorithm was applied to both the analytic signals and the 
phase information has been represented as shown in figure 13.  
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Fig. 12. Analytic signal generation from the Hilbert filter. 
 
 
 
Fig. 13. Phase information of the analytic signals. 
 
After extraction of the phase information of the signals by using the CORDIC algorithm, the 
phase difference was computed by subtracting the phase value of the two signals at each sample. 
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The phase difference has been represented in figure 14. This representation has a very regular 
characteristic mainly due to the fact that the signals used as reference signal and the signal which 
is to be modified for this particular experiment has a small frequency difference between them. 
 
Fig. 14. Phase difference representation between signals with small frequency difference. 
 
The experiment performed was now followed for two signals with a large frequency difference 
between them. The signals as in the case above were passed through a Hilbert filter to generate 
an analytic signal. Then the CORDIC algorithm was used to calculate the phase information of 
the signal which has been represented or shown in figure 15. 
The corresponding phase difference for the new set of signals with a large frequency difference 
between them has been shown in figure 16. In this case, it can be observed that the phase 
difference has a more rugged characteristic which stems from the fact that the signals have a 
large frequency difference between them. Thus the ADPLL cannot work or lock in signals with 
any frequency difference. It has a specific working range at which the performance is optimum 
and is defined by |0.065fs to 0.435fs|. 
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Fig.15. Phase information of the two input signals in which one of the signals used is outside the 
range |0.065fs to 0.435fs|. 
 
 
 
Fig. 16. Phase Difference of the two input signals in which one of the signals used is outside the 
range |0.065fs to 0.435fs|. 
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The rugged characteristic of the phase difference of the signals with large frequency difference 
stems from the fact that one of the input signals to the Hilbert filter actually lies beyond its pass 
band. Thus the Hilbert filter is unable to generate an analytic signal and the CORDIC algorithm 
processes a signal which is not analytic in nature. Thus an erroneous result is obtained in such a 
case. 
The loop filter was also simulated using MATLAB Simulink® and from the results obtained as 
shown in figure 17, it can be seen that the settling time for the loop filter is around 1.5 seconds 
and also the overshoot of the loop filter is very less. This indicates that the system is stable and 
the loop filter is efficiently able to discard all higher order harmonics as per our requirement. 
 
 
Fig 17. Output of the loop filter. 
The phase error plot over time has been shown in figure 18. The plot shows that although the 
variance of the phase error is very high at the start, the phase error reduces to zero at a very short 
time thus indicating that the efficiency of the ADPLL design is high. As can be seen from the 
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plot, the phase error reduces to zero almost within 1.5 seconds. This also sheds some light on the 
stability of the system indicating that the system is indeed very efficient in nature.  
 
 
Fig.18. Phase Error Plot of the ADPLL. 
 
And lastly, the input data versus the output data has been shown in figure 19. As is apparent from 
the plot itself that there is almost no visible time lag between the input and the output thus again 
confirming that the system is efficient and stable. The plot shows that the output starts following 
the input almost immediately and both the input and the output match perfectly. This simulation 
was done using MATLAB Simulink® which presents the desired result as per our requirement. 
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Fig.19. Input and output signal of the ADPLL simulated in MATLAB. 
 
All the results of the simulations shown above were done using MATLAB Simulink® and the 
results are a clear indicator that the ADPLL system designed is able to meet all its demands or 
requirements that has been expected of it.  
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CHAPTER 4 
FPGA IMPLEMENTATION 
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4.1 INTRODUCTION 
The hardware implementation of the ADPLL in this project has been done on a Field-
Programmable Gate Array (FPGA). It is called ‘field-programmable’ due to the fact that the 
circuit can be configured according to the designer’s requirement even after manufacturing. The 
FPGA implementation is done using a Hardware Description Language (HDL) which in this case 
is VHDL. The ADPLL in this project was implemented using Xilinx ISE 12.3 and ModelSim PE 
Student Edition 10.1a. An FPGA platform has been chosen for the hardware implementation 
mainly due to the reasons that conventional microprocessors do not have enough computational 
power to support the ADPLL design and the Application Specific Integrated Circuit (ASIC) 
although meets the computational requirement would prove to be very costly when it comes to 
manufacturing of lesser numbers of the ADPLL. Thus an FPGA is an ideal choice due to the fact 
that it has the computational requirement that is present in an ASIC, and also it is in expensive 
and easily configurable.   
 
4.2 IMPLEMENTATION and RESULTS 
The components for ADPLL were individually coded in VHDL and simulated in ModelSim PE 
Student Edition 10.1a. ModelSim is preferred rather than using Xilinx because of the 
involvement of analog waveforms which can only be viewed in ModelSim and not in Xilinx. The 
codes for each individual module were later on dumped on xc3s500e-4fg320 as the target device 
in Xilinx ISE 12.3 environment to check the device utilization. After simulating the individual 
components they were assembled in a single module to work as the complete ADPLL.  
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Fig. 20. Output of Hilbert Filter using ModelSim 
 
The VHDL code for the Hilbert filter that damps the frequency components at -90°, -30° and -
150° was simulated and the code was run with a sine waveform of varying frequency as can be 
seen in the figure 20. In this code the negative frequency components are damped using 
frequency sampling filters and poles are added at frequency of 0°, 90° and 180°.The output of 
the Hilbert filter was thus found to be matching the theoretical behavior as the in-phase and 
quadrature-phase components are shifted exactly by 90°. 
After successful simulation the code was dumped onto a Xilinx Spartan 3E board to check the 
device utilization against the available devices. Following is the device utilization table for the 
Hilbert filter using xc3s500e-4fg320 as the target device in Xilinx ISE 12.3 environment. 
Logic Utilization Used Available Utilization 
Number of Slices 325 4656 6% 
Number of Slice Flip-Flops 587 9312 6% 
Number of 4-input LUTs 352 9312 3% 
Number of bonded IOBs 50 232 21% 
Number of GCLKs 1 24 4% 
Table  2. Device Utilization Summary of Hilbert Transform 
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Fig. 21. Output of CORDIC algorithm using ModelSim 
 
A 16 stage pipelined structure was implemented for CORDIC algorithm that produces 16-bit 
output of the instantaneous phase value of the signals. As is expected of the behavior of the code 
the phase value changes linearly from –π to +π for the sine wave as shown in figure 21. 
The ADPLL model uses two sets of phase detection system – one for the input signal and the 
other for the output of the DDS. The results i.e. the phase values of both these systems are then 
subtracted to get the phase difference of the two signals. This result is then fed to the loop filter 
for processing. 
Following to the simulation of the CORDIC algorithm its device utilization was checked and has 
been tabulated below. 
Logic Utilization Used Available Utilization 
Number of Slices 592 4656 12% 
Number of Slice Flip-Flops 1027 9312 11% 
Number of 4-input LUTs 1161 9312 12% 
Number of bonded IOBs 66 232 28% 
Number of GCLKs 1 24 4% 
Table  3. Device Utilization Summary of CORDIC algorithm 
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Fig. 22. Output of Loop Filter using ModelSim 
 
A PI controller used as a loop filter is fed the phase difference of the two signals which produces 
a 16-bit output [6]. This output as shown in figure 22 is then used to drive the DDS. 
 
 
Fig. 23. Output of DDS using ModelSim 
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A CORDIC algorithm in its rotation mode is used as a DDS which when provided by the phase 
produces the corresponding sine value. Shown in figure 23 is a simulation result for the DDS 
working at 50KHz frequency. 
Following is the device utilization of the DDS tabulated after synthesizing the DDS in Xilinx 
ISE 12.3. 
Logic Utilization Used Available Utilization 
Number of Slices 376 4656 8% 
Number of Slice Flip-Flops 711 9312 7% 
Number of 4-input LUTs 727 9312 7% 
Number of bonded IOBs 50 232 21% 
Number of GCLKs 1 24 4% 
Table  4. Device Utilization Summary of DDS 
 
 
Fig. 24. Output of ADPLL using ModelSim 
 
After successfully simulating individual modules of the ADPLL these components were 
integrated in one VHDL file and simulated together. The result is shown in figure 24 where the 
output gets locked to the input almost instantaneously and thus follows it continuously. The 
behavior of the ADPLL was found to be as expected from the theoretical explanations. 
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CHAPTER 5 
CONCLUSIONS AND FUTURE WORK 
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In this project, an ADPLL system’s generic design is provided which works on the concept of 
generation of an analytic signal through Hilbert transform, then computing the instantaneous 
phase using the CORDIC algorithm in its vectoring mode of operation for phase detection. The 
PI controller which has a low pass behavior is used as the loop filter to discard the higher order 
harmonics and stabilize the system.  The CORDIC algorithm in its rotation mode of operation is 
used as the DDS part after which again the Hilbert transform and the CORDIC algorithm are 
used to compute the phase of the signal coming out of the DDS. This phase is then subtracted 
from the phase of the reference signal to give the phase error which is reduced at each 
subsequent stage to give the desired result. 
In this project and in-depth and detailed analysis has been done of the phase detection system 
involving the Hilbert transform and the CORDIC algorithm. The design of the ADPLL in this 
project does not involve any class of multipliers which implies that the complexity of the circuit 
is reduced. Also compared to conventional PLL models of phase detection like the PFD’s and 
TDC’s this method of phase detection provides the advantage of easy calibration, 
programmability, and higher phase accuracy with minimum phase error. This conclusion is 
derived from the fact that the CORDIC algorithm used in this project is of 16-bit in nature which 
implicitly provides a phase accuracy of arctan (
1
   
) degrees, which comes to a precision of 
0.0008 degrees. The CORDIC algorithm in its vectoring mode of operation which has been used 
as the DDS system for the ADPLL provides a definite advantage over the LUT based method of 
readjustment of precision on the field itself. Also the LUT based method would require more 
memory since it had to store all possible sine values of a quadrant for a particular precision. But 
since the CORDIC algorithm computes the sine value at each sample the memory requirement is 
not an issue in this case. 
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The ADPLL designed in this project has a definite over the continuous PLL models in the 
respect that it is more immune to noise, it has more flexibility as compared to analog PLL which 
are mostly application specific in nature, and the ADPLL can easily be recalibrated and 
programmed on the field itself.  
This FPGA based linear ADPLL can be seen to have a more generic use too. And since in this 
case the memory constraint has been made redundant, they can be easily fabricated into 
integrated circuit (IC’s) for the same ADPLL design for various different purposes in the near 
future. Also the current trend in digital signal processing applications shows a shift towards 
ultra-short waveband and above too, and this ADPLL can still be modified and improvised upon 
in the near future to cater to the needs of future demands for such designs.   
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APPENDIX-I 
LIST OF ABBREVIATIONS 
 
ADC Analog to Digital Converter 
ADPLL All Digital Phase-Locked Loop 
ASIC Application Specific Integrated Circuit 
CORDIC Coordinate Rotation Digital Computer 
DAC Digital to Analog Converter 
DCO Digitally Controlled Oscillator 
DDS Direct Digital Synthesizer 
FIR Finite Impulse Response 
FPGA Field-Programmable Gate Array 
FSF Frequency Sampling Filters 
HDL Hardware Description Language 
IIR Infinite Impulse Response 
LUT Look-Up Table 
PFD Phase Frequency Detector 
PLL Phase-Locked Loop 
PWM Pulse Width Modulation 
TDC Time to Digital Converter 
VCO Voltage Controlled Oscillator 
VHDL Very High Speed Integrated Circuit HDL 
VLSI Very Large Scale Integration 
